

Published on Web 07/12/2010

High-Performance Solution-Processed Amorphous Zinc-Indium-Tin Oxide Thin-Film Transistors

Myung-Gil Kim, Hyun Sung Kim, Young-Geun Ha, Jiaqing He, Mercouri G. Kanatzidis,* Antonio Facchetti,* and Tobin J. Marks*

Department of Chemistry and the Materials Research Center, Northwestern University, 2145 Sheridan Road, Evanston, Illinois 60208

Received January 22, 2010; E-mail: m-kanatzidis@northwestern.edu; a-facchetti@northwestern.edu; t-marks@northwestern.edu

Abstract: Films of the high-performance solution-processed amorphous oxide semiconductor a-ZnIn₄Sn₄O₁₅, grown from 2-methoxyethanol/ethanolamine solutions, were used to fabricate thin-film transistors (TFTs) in combination with an organic self-assembled nanodielectric as the gate insulator. This structurally dense-packed semiconductor composition with minimal Zn²⁺ incorporation strongly suppresses transistor off-currents without significant mobility degradation, and affords field-effect electron mobilities of ~90 cm² V⁻¹ s⁻¹ (104 cm² V⁻¹ s⁻¹ maximum obtained for patterned ZITO films), with I_{on}/I_{off} ratio ~10⁵, a subthreshold swing of ~0.2 V/dec, and operating voltage <2 V for patterned devices with W/L = 50. The microstructural and electronic properties of ZITO semiconductor film compositions in the range $Zn_{9-2x}ln_xSn_xO_{9+1.5x}$ (x = 1-4) and $Znln_{8-x}Sn_xO_{13+0.5x}$ (x = 1-7) were systematically investigated to elucidate those factors which yield optimum mobility, I_{on}/I_{off} , and threshold voltage parameters. It is shown that structural relaxation and densification by ln^{3+} and Sn^{4+} mixing is effective in reducing carrier trap sites and in creating carrier-generating oxygen vacancies. In contrast to the above results for TFTs fabricated with the organic self-assembled nanodielectric, Znln_4Sn_4O₁₅ TFTs fabricated with SiO₂ gate insulators exhibit electron mobilities of only ~11 cm² V⁻¹ s⁻¹ with I_{on}/I_{off} ratios ~10⁵, and a subthreshold swing of ~9.5 V/dec.

1. Introduction

Today the most common macroelectronic devices are based on amorphous a-Si:H semiconductor technologies.¹ However, there are increasing demands for new materials with superior properties because of the limited performance (carrier mobilities $\leq 1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$) and high fabrication costs of a-Si:H circuitry.¹ New semiconductors could enable unconventional products such as printable RFID tags, flexible displays, transparent smart windows, and sensors, to cite just a few examples.^{1,2} Among the promising materials are the recently developed thin-film metal oxide semiconductors ZnO, In₂O₃, IGZO, ZTO, IZO, ZITO, etc. These represent a major advance in the quest for materials which could in principle enable practical unconventional optically transparent electronics. To date, thin-film transistors (TFTs) based on these materials exhibit performance metrics superior in many ways to those of conventional a-Si:H based devices.^{3–5} Furthermore, electron mobilities >100–1000 cm² V⁻¹ s⁻¹ have been measured for several thin film and singlecrystal metal oxide materials by Hall or time-of-flight measurements.⁶ Thus, oxide-based TFTs can achieve very large field effect electron mobilities and large current on/off ratios (>10⁵). For example, using pulsed laser deposition (PLD) and hightemperature postannealing ($T_{anneal} = 1400$ °C), the Hosono group demonstrated single-crystalline InGaO₃(ZnO)₅ (sc-IGZO) TFTs on the amorphous HfO₂ gate dielectric exhibiting electron mobilities ~80 cm² V⁻¹ s⁻¹.⁴ The processing of these hightemperature annealed sc-IGZO films is, however, not compatible

 ⁽a) Mitzi, D. B. Solution Processing of Inorganic Materials; John Wiley & Sons, Inc.: New Jersey, 2009. (b) Sun, Y.; Rogers, J. A. Adv. Mater. 2007, 19, 1897. (c) Reuss, R. H.; et al. Proc. IEEE 2005, 93, 1239.

^{(2) (}a) Facchetti, A., Marks, T. J., Eds. *Transparent Electronics: From Synthesis to Application*, John Wiley & Sons, Inc.: Chichester, U.K., 2010. (b) Fan, Z.; Ho, J. C.; Takahashi, T.; Yerushalmi, R.; Takei, K.; Ford, A. C.; Chueh, Y.-L.; Javey, A. *Adv. Mater.* 2009, *21*, 3730. (c) Street, R. A.; Wong, W. S.; Ready, S. E.; Chabinyc, M.; Arias, A. C.; Limb, S.; Salleo, A.; Lujan, R. A. *Mater. Today* 2006, *9*, 32. (d) Subramanian, V.; Fréchet, J. M. J.; Chang, P. C.; Huang, D. C.; Lee, J. B.; Molesa, S. E.; Murphy, A. R.; Redinger, D. R.; Volkman, S. K. *Proc. IEEE* 2005, *93*, 1330. (e) Riviere, B.; Viricelle, J. P.; Pijolat, C. *Sens. Actuators B* 2003, *93*, 531. (f) Lewis, B. G.; Paine, D. C. *MRS Bull.* 2000, *25*, 22.

^{(3) (}a) Ryu, M. K.; Yang, S.; Park, S.-H. K.; Hwang, C.-S.; Jeong, J. K. Appl. Phys. Lett. 2009, 95, 072104. (b) Saji, K. J.; Jayaraj, M. K.; Nomura, K.; Kamiya, T.; Hosono, H. J. Electrochem. Soc. 2008, 155, H390. (c) Choi, C. G.; Seo, S.-J.; Bae, B.-S. Electrochem. Solid-State Lett. 2008, 11, H7. (d) Wang, Y.-L.; Ren, F.; Lim, W.; Norton, D. P.; Pearton, S. J.; Kravchenko, I. I.; Zavada, J. M. Appl. Phys. Lett. 2007, 90, 232103. (e) Yaglioglu, B.; Yeom, H. Y.; Beresford, R.; Paine, D. C. Appl. Phys. Lett. 2006, 89, 062103. (f) Wang, L; Yoon, M.-H.; Lu, G.; Yang, Y.; Facchetti, A.; Marks, T. J. Nat. Mater. 2006, 5, 893. (g) Hong, D.; Chiang, H. Q.; Presley, R. E.; Dehuff, N. L.; Bender, J. P.; Park, C.-H.; Wager, J. F.; Keszler, D. A Thin Solid Film 2006, 515, 2717. (h) Hong, D.; Chiang, H. Q.; Wager, J. F. J. Vac. Sci. Technol., B 2006, 24, L23. (i) Jackson, W. B.; Hoffman, R. L.; Herman, G. S. Appl. Phys. Lett. 2005, 87, 193503. (j) Miyasako, T.; Senoo, M.; Tokumitsu, E. Appl. Phys. Lett. 2005, 86, 162902. (k) Fortunato, E.; Barquinha, P.; Pimentel, A.; Goncalves, A.; Marques, A.; Pereira, L.; Martins, R. Adv. Mater. 2005, 17, 590. (l) Hoffman, R. L.; Norris, B. J.; Wager, J. F. Appl. Phys. Lett. 2005, 82, 733.

⁽⁴⁾ Nomura, K.; Ohta, H.; Ueda, K.; Kamiya, T.; Hirano, M.; Hosono, H. Science **2003**, *300*, 1269.

⁽⁵⁾ Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. *Nature* **2004**, *432*, 488.

with low-cost rigid or flexible substrates, especially polymeric substrates. Furthermore, for real-world applications, processes yielding polycrystalline films have traditionally been the only efficient methodologies for large-area depositions. Nevertheless, the mechanical stability, film smoothness, and device uniformity possible for polycrystalline thin-film materials is frequently less than desired for high-performance electronics. In contrast, recent results suggest that the corresponding amorphous semiconducting oxide thin films offer many intriguing and potentially useful properties.⁵ Thus, amorphous thin-film materials provide superior mechanical flexibility, surface smoothness, and compositional uniformity versus the corresponding crystalline materials due to the lack of grain boundaries.⁵ Indeed, amorphous semiconducting In-Ga-Zn-O (a-IGZO)-based devices have recently been fabricated at room temperature on polyethylene terephthalate (PET) by PLD and exhibit moderately high TFT mobilities ($\sim 10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$).⁵

Although these early results were promising, further understanding of these systems could lead to marked improvements in materials-processing characteristics and carrier mobility, which would enable more efficient large-area film growth, highthroughput fabrication on inexpensive substrates, and advanced high-frequency applications such as S- and X-band radar.¹ In the case of the aforementioned conventional a-Si:H electronics, the Fermi level can barely be displaced into the conduction band mobility edge due to the dense tailing of states arising from structural imperfections such as distorted bond angles between Si atoms and dangling bonds. In contrast, the highly dispersed s-orbital-based conduction bands in post-transition metal oxides have far lower densities of tailing states, and these can be further suppressed by several approaches, such as incorporating structurerelaxing ions and thermal annealing.7 Therefore, the reported a-IGZO TFT mobility of $\sim 10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ is not likely to be the maximum possible value, and further increases are probable, perhaps as high as that of the corresponding crystalline material $(\sim 80 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1})$.⁸ The relatively low TFT mobility versus the corresponding single-crystal device⁴ is likely at least partially due to the amorphous microstructure and the annealing temperature, which leaves defects and trap states in the device channel layer. Indeed, optimized annealing temperatures and an improved gate dielectric layer, along with proper device structures, afford higher mobilities, reported to be $\sim 60 \text{ cm}^2$ V⁻¹ s⁻¹ for a-IGZO deposited by rf magneton sputtering.⁹

- (6) (a) Lin, W.; Chen, D.; Zhang, J.; Lin, Z.; Huang, J.; Li, W.; Wang, Y.; Huang, F. Cryst. Growth Des. 2009, 9, 4378. (b) Weher, R. L. J. Appl. Phys. 1962, 33, 2834. (c) Kanai, Y. Jpn. J. Appl. Phys. 1984, 23, L12. (d) Yan, M.; Lane, M.; Kannewurf, C. R.; Chang, R. P. H. Appl. Phys. Lett. 2001, 78, 2342. (e) Nozik, A. J. Phys. Rev. B 1972, 6, 453. (f) Koida, T.; Fujiwara, H.; Kondo, M. J. Non-Cryst. Solids 2008, 354, 2805. (g) Yoshida, Y.; Warmsingh, C.; Gessert, T. A.; Young, D. L.; Wood, D. M.; Perkins, J. D.; Coutts, T. J. In Proceedings; IEEE 4th World Conference on Photovoltaic Energy Conversion, Osaka, Japan, May 11–18, 2003. (h) Meng, Y.; Yang, X.; Chen, H.; Shen, I.; Jiang, Y.; Zhang, Z.; Hua, Z. J. Vac. Sci. Technol., A 2002, 20, 288. (i) Wang, X.; Iwaki, H.; Ishitani, H.; Yoshikawa, A. Phys. Status Solidi C 2004, 1, 1022. (j) Koida, T.; Kondo, M. J. Appl. Phys. 2006, 99, 123703.
- (7) (a) Kumomi, H.; Nomura, K.; Kamiya, T.; Hosono, H. *Thin Solid Films* **2008**, *516*, 1516. (b) Chiang, H. Q.; Hong, D.; Hung, C. M.; Presley, R. E.; Wager, J. F.; Park, C.-H.; Keszler, D. A.; Herman, G. S. J. Vac. Sci. Technol., B **2006**, *24*, 2702. (c) Hoffman, R. L. *Solid-State Electron.* **2006**, *50*, 784. (d) Presley, R. E.; Munsee, C. L.; Park, C.-H.; Hong, D.; Wager, J. F.; Keszler, D. A. J. Phys. D: Appl. Phys. **2004**, *7*, 2810.
- (8) (a) Robertson, J. *Thin Solid Films* 2008, 516, 1419. (b) Mort, J.; Knights, J. *Nature* 1981, 290, 659.
- (9) Joo, M.; Choi, J.; Noh, S.; Park, K.; Ihm, K.; Kim, K.; Kang, T. Mater. Res. Soc. Symp. Proc. 2009, 1108, A09–08.

Higher In-content channel layers in amorphous $In_9ZnO_{14.5}$ FET devices, also grown by sputtering, are reported to exhibit electron mobilities as high as 108 cm² V⁻¹ s⁻¹.¹⁰

Conventional low-pressure metal oxide film growth techniques, such as chemical vapor deposition, sputtering, PLD, molecular beam expitaxy, etc., are widely used for metal oxide film growth due to facile laboratory-scale control of deposition parameters and compositional reproducibility.¹¹ However, these growth techniques are capital-intensive, can be limited in achievable film area and throughput, and optimized process development for each individual oxide composition can be inefficient and time-consuming.^{11,12} In contrast, solution processes such as spin-coating and printing are promising because of the simple, inexpensive equipment, easy control of the deposition parameters, accurate compositional control of the resulting films, and compatibility with large-area high-throughput depositions. Recently, several research groups have reported promising results for TFTs based on solution-processed crystalline ZnO, amorphous Zn-Sn-O, amorphous In-Ga-O, amorphous In-Zn-O, and amorphous In-Ga-Zn-O films.¹³ However, typical reported electron mobilities are no greater than $\sim 10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, and then only when the semiconductor films are annealed at very high temperatures (>600 °C).

In this contribution, we report the solution-phase film growth of amorphous ZITO-based TFTs and the dependence of their performance on the semiconductor compositions, $Zn_{9-2x}In_xSn_xO_{9+1.5x}$ (x = 1-4) and $ZnIn_{8-x}Sn_xO_{13+0.5x}$ (x = 1-7). The optimized amorphous ZITO ($ZnIn_4Sn_4O_{15}$)-based TFTs exhibit electron mobilities exceeding 10 or 100 cm² V⁻¹ s⁻¹, depending on the gate dielectric, and with current on/off ratios >10⁵ for films annealed at relatively low temperatures (400 °C) (Figure 1). We report a detailed compositional, processing, microstructure, and electronic properties investigation aimed at defining those variables which optimize amorphous oxide film mobility and TFT performance.

2. Experimental Section

Precursor Solution Preparation. All reagents were purchased from Sigma-Aldrich Chemicals and were used without further purification. Zinc acetate dihydrate (98%), indium chloride (98%), and tin chloride pentahydrate (99.9%) in various $Zn^{2+}:In^{3+}:Sn^{4+}$

- (10) Fortunato, E.; Barquinsha, P.; Pimental, A.; Pereira, L.; Goncalves, G.; Martins, R. *Phys. Status Solidi (RRL)* **2007**, *1*, R34.
- (11) (a) Choy, K. L. Prog. Mater. Sci. 2003, 48, 57. (b) Kelly, P. J.; Arnell, R. D. Vacuum 2000, 56, 159. (c) Willmott, P. R.; Huber, J. R. Rev. Mod. Phys. 2000, 72, 315. (d) Joyce, B. A. Rep. Prog. Phys. 1985, 48, 1637.
- (12) (a) Park, J.-S.; Kim, K.; Park, Y.-G.; Mo, Y.-G.; Kim, H. D.; Jeong, J. K. Adv. Mater. 2009, 21, 329. (b) Kim, H. S.; Kim, M.-G.; Ha, Y.-G.; Kanatzidis, M. G.; Marks, T. J.; Facchetti, A. J. Am. Chem. Soc. 2009, 131, 10826. (c) Park, J.-S.; Song, J.-I.; Heo, Y.-W.; Lee, J.-H.; Kim, J.-J.; Lim, W. T.; Stafford, L.; Norton, D. P.; Pearton, S. J. J. Vac. Sci. Technol., B 2006, 24, 2737. (d) Im, J.; Auciello, O.; Baumann, P. K.; Streiffer, S. K.; Kaufman, D. Y.; Krauss, A. R. Appl. Phys. Lett. 2000, 76, 625.
- (13) (a) Jeong, S.; Ha, Y.-G.; Moon, J.; Facchetti, A.; Marks, T. J. Adv. Mater. 2009, 21, 1. (b) Seo, S.-J.; Choi, C. G.; Hwang, Y. H.; Bae, B.-S. J. Phys. D: Appl. Phys. 2009, 42, 035106. (c) Choi, C. G.; Seo, S.-J.; Bae, B.-S. Electrochem. Solid-State Lett. 2008, 11, H7. (d) Mensinger, Z. L.; Gatlin, J. T.; Meyers, S. T.; Zakharov, L. N.; Keszler, D. A.; Johnson, D. W. Angew. Chem., Int. Ed. 2008, 47, 9484. (e) Jeong, S.; Jeong, Y.; Moon, J. J. Phys. Chem. C 2008, 112, 11082. (f) Ong, B. S.; Li, C.; Li, Y.; Wu, Y.; Loutfy, R. J. Am. Chem. Soc. 2007, 129, 2750. (g) Chenga, H.-C.; Chen, C.-F.; Tsay, C.-Y. Appl. Phys. Lett. 2007, 90, 012113. (h) Lee, D.-H.; Chang, Y.-J.; Herman, G. S.; Chang, C.-H. Adv. Mater. 2007, 19, 843.



Figure 1. (A) Schematic representation of the TFT structure employed in this study. (B) Structure of an \sim 5.5 nm thick self-assembled nanodielectric (SAND) gate insulator composed of alkyl (bottom), siloxane (lower middle and top), and stilbazolium (upper middle) layers. This 5.5 nm SAND layer is deposited in three successive iterations to yield a 16.5 nm SAND trilayer. (C) ZnO-In₂O₃-SnO₂ ternary phase diagram, where the red dots represent the compositions investigated in this study.

molar ratios were dissolved in 2-methoxyethanol (99%). The overall metal cation concentration was 0.075 and 0.30 M for 10 nm and 30 nm thick films, respectively. Next, ethanolamine (99%) as a stabilizing agent was added to 20 mL vials containing 5 mL of the mixed metal salt solutions, maintaining the ethanolamine:total metal concentration in a 1:1 molar ratio. These clear solutions were then stirred for 2 h with a magnetic stirring bar at room temperature before spin-coating.

Film Deposition. Thermally grown 300 nm SiO₂/p-type silicon wafers and low-resistivity n-type silicon wafers were purchased from Montco Silicon Technologies, Inc. Silicon wafers (1.0 cm \times 2.5 cm) with a thermally grown 300 nm SiO₂ layer were cleaned by sonication in pure ethanol, dried under an N₂ flow, and then treated with an O₂ plasma for 5 min. Low-resistivity single-crystal n-type wafers were coated with self-assembled nanodielectric (SAND) as described elsewhere,¹⁴ and were dried under the N₂ flow. Metal salt precursor solutions with varying metal compositions were then spin-coated onto these substrates at a speed of 3500 rpm with acceleration of 3350 rpm/s. Subsequently, the spin-coated films were annealed on a hot plate under air at 250–400 °C for 10 min. The deposition process was then repeated two or three times until the desired film thickness was obtained. The resulting semiconductor film thicknesses were ~10–30 nm, depending on the processing conditions.

Film Characterization. Surface morphologies of films were imaged with a Digital Instruments Nanoscope III AFM. Grazing incident angle X-ray diffraction (GIAXRD) scans were measured with a Rigaku ATX-G Thin-Film Diffraction Workstation using Cu Kα radiation coupled to a multilayer mirror. Optical spectra were acquired with a Cary 5000 ultraviolet–visible–near-infrared spectrophotometer and were referenced to the spectrum of uncoated Corning 1737F glass. XPS spectra were recorded on Omicron ESCA Probe system with a base pressure of 8 × 10⁻¹⁰ mbar (UHV), using a monochromated Al Kα X-ray source at hν = 1486 eV. Transmission electron microscopy (TEM) images and selected area electron diffraction (SAED) patterns were obtained using a JEOL JEM-2100F FAST TEM.

TFT Fabrication and Characterization. A top-contact electrode architecture was used for evaluating the present TFT devices. Au source and drain electrodes of 50 nm thickness were deposited by

(15) Okamura, K.; Nikolova, D.; Mechau, N.; Hahn, H. Appl. Phys. Lett. 2009, 94, 183503. thermal evaporation (pressure ~10⁻⁶ Torr) through shadow masks, affording channel dimensions of 100 μ m (*L*) × 1000 μ m (*W*) with appropriate precautions for TFT measurement accuracy.¹⁵ TFT device characterization was performed on a customized probe station in dry air with a Keithley 6430 subfemtometer and a Keithley 2400 source meter, operated by a locally written Labview program and GPIB communication. The top-contact Si/SiO₂/metal oxide/Au, Si/SAND/metal oxide/Au device structures are shown in Figure 1A. SAND film growth procedures were carried out as described previously.¹⁴

TFT and Capacitor Devices Fabricated with Patterned-ZnIn₄Sn₄O₁₅ Films. For patterned TFT fabrication, a Au protecting layer defining the patterned region was deposited on Si/SAND/ ZITO substrates by thermal evaporation using a shadow mask (5.5 mm × 10 mm). The areas not coated with the Au were etched with a CH₄/H₂ plasma at a flow rate of 5/25 sccm CH₄/H₂ (pressure = 11 mTorr, rf power = 100 W).¹⁶ After etching, the Au protecting layer was removed by sonication in ethanol. The TFT structure was then completed by Au source and drain electrode deposition [(100 µm (*L*) × 5000 µm (*W*)] as for the unpatterned devices.

For Si/SAND/ZITO/Au capacitor fabrication, Au pads (100 μ m × 100 μ m) were deposited on Si/SAND/ZITO substrates by thermal evaporation using a shadow mask. The Au-uncoated areas were then etched by a CH₄/H₂ plasma at a flow rate of 5/25 sccm CH₄/H₂ (pressure = 11 mTorr, rf power = 100 W), and these devices were used directly for capacitance and leakage current measurements.

3. Results

In this section, we first discuss the solution-phase film deposition process and then analyze the ZITO film microstructural and morphological properties as a function of the film metal composition and growth parameters. Next, bottom gate/top contact structure thin-film transistors are fabricated with the a-ZITO semiconducting films. The device performance dependence on film stoichiometry, microstructure, and the semiconductor-gate dielectric interface is finally characterized as a function of metal composition and gate dielectric material, respectively.

3.1. ZITO Film Synthesis. In typical oxide sol-gel-based solution film growth processes, 2-methoxyethanol is commonly used as the solvent since it can act as a bridging ligand and

 ^{(14) (}a) DiBenedetto, S. A.; Facchetti, A.; Ratner, M. A.; Marks, T. J. Adv. Mater. 2009, 21, 1407. (b) Yoon, M. H.; Facchetti, A.; Marks, T. J. Proc. Natl. Acad. Sci. U.S.A. 2005, 102, 4678. (c) Yoon, M.-H.; Yan, H.; Facchetti, A.; Marks, T. J. J. Am. Chem. Soc. 2005, 127, 10388.

⁽¹⁶⁾ Price, S. P.; Henzie, J.; Odom, T. W. Small 2007, 3, 372.



Figure 2. Grazing incident angle X-ray diffraction (GIAXRD) patterns of ZITO films on n++Si wafers having the indicated compositions: (A) $Zn_{9-2x}In_xSn_xO_{9+1,5x}$ (x = 1-4) (B) $ZnIn_{8-x}Sn_xO_{13+0,5x}$ (x = 1-4) (C) $ZnIn_{8-x}Sn_xO_{13+0,5x}$ (x = 4-7). All films for A–C are 30 nm thick. (D) $ZnIn_{8-x}Sn_xO_{13+0,5x}$ (All films are 10 nm thick except that corresponding to the blue line (30 nm thick).

thus stabilize intermediate high-molecular weight oligomers.¹⁷ Also, 2-methoxyethanol has a low viscosity and good solubility for the various metal precursors.¹⁷ In the present study, 2-methoxyethanol was used as the solvent and ethanolamine as a stabilizing agent and solubility enhancer. To determine optimum spin-coating procedures and annealing temperatures, film microstructure and TFT device performance were systematically investigated as a function of film processing conditions (see more about these techniques below), and possible decomposition products were assayed by XPS for annealing temperatures in the range 250–400 °C.

3.2. ZITO Film Characterization. The morphology and microstructure of the present ZITO films grown on two different dielectric surfaces were investigated by grazing incident angle X-ray diffraction (GIAXRD), transmission electron microscopy (TEM), atomic force microscopy (AFM), and X-ray photoelectron spectroscopy (XPS). Figure 2 shows GIAXRD scans of ZITO films having different metal compositions. These data show that at high Zn and In contents, the ZnO (Figure 2A) and In₂O₃ (Figure 2B) phases, respectively, are clearly present. Correspondingly, when the Zn²⁺ concentration is low, In₂O₃ or In₄Sn₃O₁₂ reflections are observed. Interesting, for fixed In3+ and Sn4+ ratios, increasing the Zn^{2+} concentration results first in amorphous films and eventually in a mixture of ZnO and amorphous phase materials. Furthermore, with increasing Zn²⁺ content, the amorphous phase diffuse scattering maximum shifts toward higher angles, reflecting a contraction in the average metal-oxygen distance.

The pronounced tendency for a composition region of amorphous film formation corresponds to the multiple phase coexistence region in the ZnO-In₂O₃-SnO₂ phase diagram, which is based on high temperature bulk synthesis data at 1275 °C.¹⁸ Substituting impurities in the corresponding phase can inhibit the crystalline growth by blocking self-diffusion in the crystallites, or the impurities in the amorphous matrix can impede diffusion processes required for crystallite growth.¹⁹ Furthermore, atomically mixed metal precursors derived from solution may be difficult to crystallize in the multiple-phase region since each phase could in principle retard the growth of the other crystalline phases.¹⁹ Interestingly, in diffraction scans, we observe the Bragg reflections of crystalline In₄Sn₃O₁₂ for Zn:In:Sn = 1:4:4 at 2θ = 30.6° and 35.4°. We also observe the highest field effect mobility at the ZnIn₄Sn₄O₁₅ composition (see Tables 1 and 2). Since the bixbyite In_2O_3 and $In_4Sn_3O_{12}$ structures exhibit very similar XRD patterns, it is difficult to unambiguously assign diffraction data from the 30 nm $ZnIn_4Sn_4O_{15}$ films to the $In_4Sn_3O_{12}$ phase solely on the basis of the GIAXRD data in Figure 2. However, considering the chemical composition of $ZnIn_4Sn_4O_{15}$ films and a previous analysis of Sn doping in rhombohedral In₂O₃ films which leads to structural densification due to the small Sn⁴⁺ size,²⁰ it is

^{(17) (}a) Yoon, K. H.; Park, J. H.; Kang, D. H. J. Am. Ceram. Soc. 1995, 78, 2267. (b) Livage, C.; Safari, A.; Klein, L. C. J. Sol-Gel Sci. Technol. 1994, 2, 605.

⁽¹⁸⁾ Harvey, S. P.; Popplemeier, K. R.; Mason, T. J. Am. Ceram. Soc. **2008**, *91*, 3683.

^{(19) (}a) Song, P. K.; Akao, H.; Kamei, M.; Shigesato, Y.; Yasui, I. Jpn. J. Appl. Phys. **1999**, 38, 5224. (b) Kim, K. S.; Turnbull, D. J. Appl. Phys. **1974**, 45, 3447.

⁽²⁰⁾ Nadaud, N.; Lequeux, N.; Nanot, M.; Jové, J.; Roisnel, T. J. Solid State Chem. 1998, 135, 140.

Table 1. Amorphous Zinc Indium Tin Oxide Semiconductor-Based TFT Performance Data for Devices Having 300 nm Thick SiO_2 as the Gate Dielectric, for Semiconducting Films Spin-Coated from Formulations Having the Indicated Metal Atomic Ratios

ZITO composition	$\mu^{\rm sat}~({\rm cm^2~V^{-1}~s^{-1}})$	I _{on} /I _{off}	$V_{\rm th}$ (V)	S (V/dec)	$D_{\rm it}~({\rm cm^{-2}~eV^{-1}})^a$
ZnInSn ₇ O _{16.5}	1.4 ± 0.1	$10^{5} - 10^{6}$	63.7	11.1	1.3×10^{13}
ZnIn ₂ Sn ₆ O ₁₆	1.7 ± 0.2	$10^4 - 10^5$	32.3	11.2	1.3×10^{13}
ZnIn ₃ Sn ₅ O _{15.5}	6.6 ± 0.2	$10^4 - 10^5$	42.3	10.7	1.2×10^{13}
ZnIn ₄ Sn ₄ O ₁₅	11.4 ± 0.8	$10^4 - 10^5$	41.3	9.5	1.1×10^{13}
ZnIn ₅ Sn ₃ O _{14.5}	9.1 ± 0.5	10 ³	22.4	14.9	1.7×10^{13}
ZnIn ₆ Sn ₂ O ₁₄	4.4 ± 0.5	10^{2}	27.4	29.9	3.5×10^{13}
ZnIn ₇ SnO _{13.5}	-	-	_	-	
ZITO composition	$\mu^{\rm sat}$ (cm ² V ⁻¹ s ⁻¹)	I _{on} /I _{off}	V _{th} (V)	S (V/dec)	D _{it} (cm ⁻² eV ⁻¹) ^a
ZnIn ₄ Sn ₄ O ₁₅	11.4 ± 0.8	$10^4 - 10^5$	41.3	9.5	1.1×10^{13}
$Zn_3In_3Sn_3O_{135}$	1.7 ± 0.1	$10^{6} - 10^{7}$	39.7	6.2	7.1×10^{12}
$Zn_5In_2Sn_2O_{12}$	1.8 ± 0.2	10^{6}	78.8	6.2	7.1×10^{12}
Zn ₇ InSnO _{10.5}	0.06 ± 0.03	10^{4}	79.9	4.0	4.6×10^{12}

^{*a*} $D_{\rm it}$: interface state density.

Table 2. Amorphous Zinc Indium Tin Oxide Semiconductor-Based TFT Performance Data for Devices Having SAND (16.5 nm thick) as the Gate Dielectric, for Semiconducting Films Spin-Coated from Formulations Having the Indicated Metal Atomic Ratios

ZITO composition	$\mu^{\rm sat}~({\rm cm^2~V^{-1}~s^{-1}})$	$I_{\rm on}/I_{\rm off}$	$V_{\rm th}$ (V)	S (V/dec)	$D_{\rm it}~({\rm cm^{-2}~eV^{-1}})^a$
ZnInSn ₇ O _{16.5}	9 ± 5	10 ³	1.8	0.28	6.5×10^{12}
ZnIn ₃ Sn ₅ O _{15.5}	87 ± 11	$10^{5} - 10^{6}$	1.2	0.31	7.4×10^{12}
ZnIn ₄ Sn ₄ O ₁₅	100 ± 13	$10^{5} - 10^{6}$	1.0	0.23	5.0×10^{12}
patterned	90 ± 10	$10^4 - 10^5$	1.0	0.2	5.0×10^{12}
ZnIn ₄ Sn ₄ O ₁₅					
ZnIn ₅ Sn ₃ O _{14.5}	65 ± 15	$10^{4} - 10^{5}$	1.3	0.50	1.3×10^{13}
ZnIn ₆ Sn ₂ O ₁₄	28 ± 10	10^{2}	0.8	0.70	1.9×10^{13}
ZITO composition	$\mu^{\rm sat}~({\rm cm^2~V^{-1}~s^{-1}})$	I _{on} /I _{off}	$V_{\rm th}$ (V)	S (V/dec)	$D_{\rm it}~({\rm cm^{-2}~eV^{-1}})^a$
ZnIn ₄ Sn ₄ O ₁₅	100 ± 13	$10^{5} - 10^{6}$	1.0	0.23	5.0×10^{12}
Zn ₃ In ₃ Sn ₃ O _{13.5}	27 ± 4	$10^{6} - 10^{7}$	1.5	0.09	9.1×10^{11}

^a D_{it}: interface state density.

reasonable to assign the GIAXRD data for the present $ZnIn_4Sn_4O_{15}$ films to the dense $In_4Sn_3O_{12}$ crystal structure.

The In₄Sn₃O₁₂ phase has been synthesized at high temperatures (>1300 °C) for bulk samples, however crystalline In₄Sn₃O₁₂ films have only been grown at 350 °C by dc magnetron sputtering.^{18,21} Figure 2D shows that the 10 nm thick films corresponding to ZnIn₄Sn₄O₁₅ compositions are amorphous. This behavior is significantly different from that of the corresponding 30 nm thick ZnIn₄Sn₄O₁₅ films which are crystalline at these compositions. It is known that in general, thin films more readily form amorphous phases, since in cases where the film-substrate interactions stabilize the amorphous phase, the increased interface-to-volume ratio enhances the amorphous phase stabilization and increases the crystallization temperature.²² The amorphous nature of the 10 nm ZnIn₄Sn₄O₁₅ films is further confirmed by TEM. Panels A and B of Figure 3 show selected area electron diffraction patterns for 10 and 30 nm thick ZnIn₄Sn₄O₁₅ films, respectively. These data demonstrate that the former films are amorphous, whereas the latter are nanocrystalline, in agreement with the GIAXRD data. C and D of Figures 3 also show tapping-mode AFM images of 10 nm thick $ZnIn_4Sn_4O_{15}$ films on Si/SiO₂ and Si/SAND substrates, respectively. These films exhibit rms roughness of <0.2 nm and ~3 nm, respectively, with the latter reflecting the slightly rougher SAND topography.^{12b} In Figure 4, optimized ZnIn₄Sn₄O₁₅ composition films grown on the Corning 1737F glass substrates are shown to have very good optical transparency in the visible regime by transmission optical spectroscopy.

Figure 5 shows XPS spectra of 10 nm ZnIn₄Sn₄O₁₅ films after 400 °C annealing. From the respective binding energies (Table S1), the metals are in the oxidation states Zn²⁺, In³⁺, and Sn^{4+,23} More importantly, the broad peak around 531 eV corresponding to the O 1s core level, can be deconvoluted into three features, located at 529.9, 531.2, and 531.9 eV. The 529.9 eV peak is assigned to lattice oxygen and the 531.2 eV peak to lattice oxygen in oxygen-deficient regions.^{23c} The metal hydroxide and/ or oxy-hydroxide oxygen feature is observed at a binding energy near 531.9 eV.^{23a,c}

Conversion of the metal precursors into metal oxide films was studied by XPS for 10 nm ZnIn₄Sn₄O₁₅ films. For each annealing temperature, detailed scans for C 1s and O 1s core levels were analyzed (Figure 6 below). Pronounced changes in the peak shapes and deconvoluted peak positions are observed after 300 °C annealing. The three deconvoluted O 1s core level ionization features observed can be assigned to a metal oxide lattice peak, metal oxide lattice peak in the oxygen-deficient region, and a metal hydroxide peak. The same assignments are made in the 400 °C annealed film (Figure 6). For C 1s core level ionizations, the 284.5 eV feature is attributed to C-C and C-H moieties, and is usually used as reference peak.^{23c} The higher binding energy peaks at 285.7 and 288.6 eV can be assigned to carbon oxide groups.^{23b} These three deconvoluted C1s peaks (284.5, 285.7, and 288.6 eV) are attributed to adventitious surface contamination arising from (CH_x) -like carbon and carbon oxides.^{23c,b} For the 250 °C-annealed film, the complicated and unassigned peaks are denoted with black arrows. Considering the starting precursors, ethanolamine and zinc acetate, the 287 and 289.5 eV peaks are tentatively assigned to O-C, N-C=O, or O-C=O residues from the organic matrix. Those assignments are in agreement with the observed O1s core level peaks. The 532.5 and 531.1 eV ionizations are also tentatively attributed to C-O and C=O moieties.^{23b}

3.3. ZITO Thin-Film Transistor Fabrication and Characterization. Figure 1A shows the bottom-gate top-contact TFT structure employed in this study. The present ZITO-based TFTs were fabricated on doped Si substrates coated with a 300 nm thick SiO₂ layer ($C_i \approx 11 \text{ nF/cm}^2$) or a 16.5 nm self-assembled nanodielectric (SAND) multilayer ($C_i \approx 280 \text{ nF/cm}^2$)¹⁴ functioning as gate dielectric materials. ZITO films with incrementally varied metal compositions were deposited by spin-coating (see Experimental Section for details) and subsequently annealed at 400 °C under air. The TFT structures were completed by thermal evaporation of Au source-drain contacts through a shadow mask. All ZITO TFT measurements were performed in ambient air, and the $I_{SD}-V_G$ curves were analyzed using the standard metal-oxide-semiconductor field-effect transistor (MOS-

 ^{(21) (}a) González, G. B.; Mason, T. O.; Quintana, J. P.; Warschkow, O.; Ellis, D. E.; Hwang, J.-H.; Hodges, J. P.; Jorgensen, J. D. J. Appl. Phys. 2004, 96, 3912. (b) Minami, T.; Takeda, Y.; Takata, S.; Kakumu, T. Thin Solid Films 1997, 308, 13.

 ^{(22) (}a) Zacharias, M.; Bläsing, J.; Veit, P.; Tsybeskov, L.; Hirschman, K.; Fauchet, P. M. Appl. Phys. Lett. 1999, 74, 2614. (b) Muranaka, S. Jpn. J. Appl. Phys. 1991, 30, L2062. (c) Muranaka, S.; Bando, Y.; Takada, T. Thin Solid Films 1987, 151, 355.

^{(23) (}a) Biswas, P. K.; De, A.; Dua, L. K.; Chkoda, L. Bull. Mater. Sci. 2006, 29, 323. (b) Crist, V. B. Handbooks of Monochromatic XPS Spectra: The Elements and Native Oxides; XPS International LLC: Mountain View, CA, 2004. (c) Donley, C; Dunphy, D.; Panie, D.; Carter, C.; Nebesny, K.; Lee, P.; Alloway, D.; Armstrong, N. R. Langmuir 2002, 18, 450. (d) Fan, J. C. C.; Goodenough, J. B. J. Appl. Phys. 1977, 48, 3524.



Figure 3. TEM and AFM images of a-ZnIn₄Sn₄O₁₅ films: (A) plane view TEM images and their corresponding selected area electron diffraction pattern (inset) of a 10 nm thick film and (B) a 30 nm thick a-ZnIn₄Sn₄O₁₅ film on native oxide/n++Si. AFM images of 10 nm thick a-ZnIn₄Sn₄O₁₅ films deposited (C) on 16.5 nm SAND (rms roughness \sim 3 nm) and (D) on 300 nm thermal SiO₂/p+Si (rms roughness <0.2 nm).



Figure 4. Optical transmission spectrum of a 10 nm a-ZnIn₄Sn₄O₁₅ film on Corning 1737F glass.

FET) model.^{24,25} For each composition and dielectric batch, at least five devices were measured, and the tabulated results

- (24) (a) Greve, D. W. Field Effect Devices and Application: Devices for Portable, Low-power, and Imaging Systems; Prentice-Hall: New Jersey, 1988. (b) Sze, S. M. Physics of Semiconductor Devices; John Wiley & Sons: New York, 1981.
- (25) (a) Liu, J.; Buchholz, D. B.; Chang, R. P. H.; Facchetti, A.; Marks, T. J. Adv. Mater. 2010, 22, 2333. (b) Chen, P.-C.; Shen, G.; Chen, H.; Ha, Y.-G.; Wu, C.; Sukcharoenchoke, S.; Fu, Y.; Liu, J.; Facchetti, A.; Marks, T. J.; Thompson, M. C.; Zhou, C. ACS Nano 2009, 3, 3383. (c) Kim, H. S.; Facchetti, A.; Marks, T. J. J. Am. Chem. Soc. 2008, 130, 12580. (d) Byrne, P. D.; Facchetti, A.; Marks, T. J. Adv. Mater. 2008, 20, 2319. (e) Lee, K.; Lu, G.; Facchetti, A.; Janes, D. B.; Marks, T. J. Appl. Phys. Lett. 2008, 92, 123509. (f) Ju, S.; Ishikawa, F.; Chen, P.; Chang, H.-K.; Zhou, C.; Ha, Y.-G.; Liu, J.; Facchetti, A.; Marks, T. J.; Janes, D. B. Appl. Phys. Lett. 2008, 92, 222105. (g) Ju, S.; Facchetti, A.; Xuan, Y.; Liu, J.; Ishikawa, F.; Ye, P.; Zhou, C.; Marks, T. J.; Janes, D. B. Nature Nanotechnol. 2007, 2, 378.



Figure 5. XPS spectra for the, (A) Zn 2p, (B) Sn $3d_{5/2}$, (C) In $3d_{5/2}$, and (D) O 1s signals of a 10 nm a-ZnIn₄Sn₄O₁₅ film annealed at 400 °C. The black lines indicate experimental data, while the red and blue lines are the fitted curves.

are averages (see below). Figures 7, 8, 9 and 10 collect representative output (I_{DS} vs V_{DS}) and transfer (I_{DS} vs V_G) plots for the TFTs with both SiO₂ and SAND as the gate dielectric. For unpatterned ZITO TFTs, all measurements were made with 100 μ m channel length and 1000 μ m channel width contacts, taking appropriate precautions to ensure accurate device parameters.¹⁵ For patterned ZITO TFTs, the



Figure 6. XPS spectra for the: (A) C 1s and (B) O 1s signal regions of a 10 nm a-ZnIn₄Sn₄O₁₅ film annealed at the indicated temperatures. The black lines indicate experimental data, while the red and blue lines are fitted curves. The arrows indicate the unassigned peaks discussed in the text.

measurements were made using 100 μ m channel length and 5000 μ m channel width contacts.

When a number of conditions are satisfied (e.g., $V_{\rm DS} \ge V_{\rm G}$), the TFT channel becomes pinched, and the source-drain current enters the saturation regime. The carrier mobility (μ) and threshold voltage ($V_{\rm th}$) can be calculated from the slope and the horizontal intercept of a linear part in $I_{\rm DS,Sat}^{1/2}$ vs $V_{\rm G}$

plot, respectively, according to eqs 1 and 2; where C_i is the capacitance per unit area of the dielectric layer,

$$\mu^{\text{sat}} = \left(\frac{\partial \sqrt{I_{\text{DS}}}}{\partial V_{\text{G}}}\right)^2 \frac{2L}{WC_{\text{i}}} \tag{1}$$

$$V_{\rm th,sat} = V_{\rm G} - \sqrt{\frac{2I_{\rm DS}L}{WC_{\rm j}\mu}} \tag{2}$$

L and *W* are the channel length and width, respectively. The interface state densities (D_{it}) of the devices were estimated from the subthreshhold swing values using eq 3, where *k* is the Boltzmann constant, *T* the absolute temperature, and *q* the charge of the carrier. Tables 1, 2, and 3 summarize the extracted TFT performance parameters such as carrier mobility, threshold voltage, subthreshold swing, and current on/off ratio as a function of TFT semiconductor composition and gate dielectric.

$$S = \frac{\mathrm{d}V_{\mathrm{G}}}{\mathrm{d}(\log I_{\mathrm{SD}})} \simeq \ln 10 \frac{kT}{q} \left[1 + \frac{qD_{\mathrm{it}}}{C_{\mathrm{i}}} \right] \tag{3}$$

3.3.1. Off-Current Dependence on Film Composition and Dielectric Identity. For ZITO films grown on Si/SiO₂ with a 100 V source-drain bias, a TFT 100 μ m channel length and a 1000 μ m channel width, an increase in the off-current from 10^{-10} to 10^{-6} A is observed on increasing the In content from ZnInSn₇O_{16.5} to ZnIn₆Sn₂O₁₄. Further increases in In content up to ZnIn₇SnO_{13.5} are accompanied by a significant off-current increase up to 10^{-4} - 10^{-3} A. Increasing the Zn²⁺ content from $ZnIn_4Sn_4O_{15}$ to $Zn_7InSnO_{10.5}$ induces a fall in the off-current from 10⁻⁸ to 10⁻¹¹ A. Similar trends in off-current behavior are observed on the SAND gate dielectric in Figure 9. With a 2.5 V source-drain bias for a 100 μ m channel length and a 1000 μ m channel width on SAND, an increase in the off-current from 10^{-10} A to 10^{-6} A is observed by increasing the In content from ZnInSn₇O_{16.5} to ZnIn₆Sn₂O₁₄. For SAND-based devices, we observe an additional drop in off-current for the relatively high off-current compositions. For ZnIn₄Sn₄O₁₅, 10⁻⁸ A with 100 V bias on SiO₂ is measured, however 10^{-10} A is obtained with 2.5 V bias on SAND.

3.3.2. Saturation Mobility (μ^{sat}) Dependence on Film Composition and Dielectric Identity. From Figure 11a, the saturation



Figure 7. Representative transfer (A, C) and output (B, D) plots for ZITO-based TFTs (a-ZnIn₄Sn₄O₁₅, $T_a = 400$ °C) having the following structures: (A) and (B) Si/SiO₂ (300 nm)/ZITO (10 nm)/Au (50 nm), $L = 100 \ \mu$ m, $W = 1000 \ \mu$ m. (C) and (D). Si/SAND (16.5 nm)/ZITO (10 nm)/Au (50 nm), $L = 100 \ \mu$ m, $W = 1000 \ \mu$ m. For each composition and dielectric batch, at least five devices were measured, and tabulated results are averages (see below).



Figure 8. Representative transfer plots for ZITO-based TFTs (Si/SiO₂ (300 nm)/ZITO (10 nm)/Au (50 nm), $L = 100 \ \mu$ m, $W = 1000 \ \mu$ m, $T_a = 400 \ ^{\circ}C$) having the following compositions of: a-ZnIn_{8-x}Sn_xO_{13+0.5x} (A) x = 7.(B) x = 6. (C) x = 5. (D) x = 4. (E) x = 3. (F) x = 2. (G) x = 1. Zn_{9-2x}In_xSn_xO_{9+1.5x}: (H) x = 3. (I) x = 5. (J) x = 7.

mobility trends reveal a maximum film value for the $ZnIn_4Sn_4O_{15}$ composition at $ZnIn_{8-x}Sn_xO_{13+0.5x}$, x = 1-7. Furthermore, we observe a significant increase in mobility for ZITO grown on SAND versus SiO₂. Such an increase in oxide semiconductor mobility with SAND introduction is consistent with several previous reports from this laboratory (see additional Discussion below).²⁵ Maintaining the $In^{3+}:Sn^{4+}$ ratio at 1:1, while increasing the Zn^{2+} content invariably depresses the mobility for either SAND or SiO₂ as the gate insulator (Figure 11B).

3.3.3. Current On/Off (I_{on}/I_{off}) Ratio Dependence on Semiconductor Film Composition and Dielectric Identity. From the present results, it can be seen that the TFT current on/off ratio is strongly correlated with the film mobility and off-current. For the SiO₂ dielectric-based TFTs with high In and Sn content, we observe a strong dependence of the current on/off ratio on the off-current. The mobility dispersion is only 8x between the maximum observed value, 11.4 cm² V⁻¹ s⁻¹ for ZnIn₄Sn₄O₁₅, and the minimum value, 1.4 cm² V⁻¹ s⁻¹ for ZnInSn₇O_{16.5}; however, the off-current differs by 10⁴x between 10⁻¹⁰ A for ZnInSn₇O_{16.5}



Figure 9. Representative transfer plots for ZITO-based TFTs (Si/SAND (16.5 nm)/ZITO (10 nm)/Au (50 nm), $L = 100 \ \mu m$, $W = 1000 \ \mu m$, $T_a = 400 \ ^{\circ}C$) having the following compositions of: a-ZnIn_{8-x}Sn_xO_{13+0.5x} (A) x = 7. (B) x = 5. (C) x = 4. (D) x = 3. (E) x = 1. (F) Zn₃In₃Sn₃O_{13.5}.



Figure 10. Representative transfer (A, B) and output (C) plots for patterned ZITO-based TFTs (a-ZnIn₄Sn₄O₁₅, $T_a = 400$ °C) having. Si/SAND (16.5 nm)/patterned ZITO (10 nm)/Au (50 nm), $L = 100 \ \mu$ m, $W = 5000 \ \mu$ m.

and 10^{-6} A for ZnIn₄Sn₄O₁₅. Thus, a general trend of increasing current on/off ratio is observed with increasing Sn⁴⁺ content (Figure 12A). When the gate dielectric is changed to SAND, the TFT current on/off ratio is also maximized at the ZnIn₄Sn₄O₁₅ stoichiometry with $I_{on}/I_{off} = 10^5 - 10^6$. For high In³⁺ content devices (ZnIn₆Sn₂O₁₄), the large off-current is principally responsible for the low current modulation efficiency, but for the high Sn⁴⁺ content sample, the low mobility and high

threshold voltage are the principal cause of the low on-current and low $I_{\rm on}/I_{\rm off}$ ratio.

On increasing the Zn^{2+} content, we observe an increased current on/off ratio on proceeding from $ZnIn_4Sn_4O_{15}$ to $Zn_5In_2Sn_2O_{12}$ on a SiO₂ dielectric (Figure 12B). Further increases in the Zn^{2+} content to $Zn_7InSnO_{10.5}$ induce a fall in the current on/off ratio due to a significant mobility decline and an increase in the threshold voltage (Figure 12B). Similar responses are

 $\textit{Table 3.}\ a\text{-}Znln_4Sn_4O_{15}$ Semiconductor-Based TFT Performance with 300 nm Thick SiO_2 as the Gate Dielectric for Semiconducting Films Spin-Coated and Annealed at the Indicated Temperatures

temperature (°C)	$\mu^{\rm sat}~({\rm cm^2~V^{-1}~s^{-1}})$	I _{on} /I _{off}	$V_{\rm th}$ (V)	S (V/dec)	D _{it} (cm ⁻² eV ⁻¹) ^a		
250	inactive						
300	10^{-2}	$10^{5} - 10^{6}$	66.2	9.8	1.1×10^{13}		
350	0.93 ± 0.1	10^{5}	51.2	8.3	9.6×10^{12}		
400	11.4 ± 0.8	$10^4 - 10^5$	41.3	9.5	1.1×10^{13}		

^{*a*} $D_{\rm it}$: interface state density.



Figure 11. (A) Saturation mobility (μ^{sat}) plots as a function of $[\text{In}^{3+}]/[\text{Zn}^{2+}+\text{In}^{3+}+\text{Sn}^{4+}]$ ratio for $\text{ZnIn}_{8-x}\text{Sn}_x\text{O}_{13+0.5x}$ films on SiO₂/Si. (B) Saturation mobility (μ^{sat}) plots as a function of $[\text{Zn}^{2+}]/[\text{Zn}^{2+}+\text{In}^{3+}+\text{Sn}^{4+}]$ ratio for $\text{Zn}_{9-2x}\text{In}_x\text{Sn}_x\text{O}_{9+1.5x}$ films on Si/SiO₂.



Figure 12. (A) I_{on}/I_{off} plots as a function of $[In^{3+}]/[Zn^{2+}+In^{3+}+Sn^{4+}]$ ratio for a-ZnIn_{8-x}Sn_xO_{13+0.5x} films on SiO₂/Si. (B) I_{on}/I_{off} plots as a function of $[Zn^{2+}]/[Zn^{2+}+In^{3+}+Sn^{4+}]$ ratio for a-Zn_{9-2x}In_xSn_xO_{9+1.5x} films on Si/SiO₂.



Figure 13. (A) Threshold voltage (V_{th}) plots as a function of $[In^{3+}]/[Zn^{2+}+In^{3+}+Sn^{4+}]$ ratio for a-ZnIn_{8-x}Sn_xO_{13+0.5x} films on SiO₂/Si. (B) Threshold voltage (V_{th}) plots as a function of $[Zn^{2+}]/[Zn^{2+}+In^{3+}+Sn^{4+}]$ ratio for a-Zn_{9-2x}In_xSn_xO_{9+1.5x} films on SiO₂/Si.

observed with SAND on increasing the Zn^{2+} content from $ZnIn_4Sn_4O_{15}$ to $Zn_3In_3Sn_3O_{13.5}$.

3.3.4. Threshold Voltage (V_{th}) Dependence on Semiconductor Film Composition and Dielectric Type. Regardless of the



Figure 14. (A) Subthreshold swing (*S*) plots as a function of $[In^{3+}]/[Zn^{2+}+In^{3+}+Sn^{4+}]$ ratio for a- $ZnIn_{8-x}Sn_xO_{13+0.5x}$ films on SiO₂/Si. (B) Subthreshold swing (*S*) plots as a function of $[Zn^{2+}]/[Zn^{2+}+In^{3+}+Sn^{4+}]$ ratio for a- $Zn_{9-2x}In_xSn_xO_{9+1.5x}$ films on SiO₂/Si.

dielectric type, an increase in threshold voltage is generally observed with increasing Sn^{4+} or Zn^{2+} content in the a-ZITO system. The high Sn content (ZnInSn₇O_{16.5}) gives $V_{\text{th}} = +63.7$ V and +1.8 V for films on the SiO₂ and SAND dielectrics, respectively; however, values of +27.4 V and +0.8 V, respectively, are observed for ZnIn₇SnO_{13.5} films. For ZITO films with the Zn²⁺ composition increases identical to the Sn⁴⁺ content increases, a threshold voltage increase is also observed. For example, the threshold voltage of Zn₇InSnO_{10.5} on SiO₂ is +79.9 V.

3.3.5. Subthreshold Swing (*S*) Dependence on ZITO Film Composition and Dielectric Identity. Subthreshold swing values are related to the density of interfacial surface states between the semiconductor and gate dielectric.²⁴ On SiO₂ and SAND, we observe similar *S* value trends. Thus, high In content ZnIn₅Sn₃O_{14.5} films exhibit relatively large *S* values of 29.9 V/dec and 0.7 V/dec on SiO₂ and SAND, respectively. However, lower *S* values of 9.5 V/dec and 0.23 V/dec on SiO₂ and SAND, respectively, are measured for ZnIn₄Sn₄O₁₅ films. Furthermore, similarly low *S* values of 11.2 V/dec and 0.28 V/dec, respectively, are observed for Sn⁴⁺ composition increases up to ZnInSn₇O_{16.5}, while the increased Zn²⁺ content in Zn₇InSnO_{10.5} depresses *S* to 4.0 V/dec on SiO₂ (Figure 14).

3.3.6. ZnIn₄Sn₄O₁₅ TFT Performance Dependence on Semiconductor Annealing Temperature. The optimized formulation ZnIn₄Sn₄O₁₅ was next chosen to analyze the effects of annealing temperature on TFT response. The device becomes TFT-active on annealing above 300 °C in air, and mobility significantly increases from 10^{-2} cm² V⁻¹ s⁻¹ to 11 cm² V⁻¹ s⁻¹ on increasing the annealing temperature from 300 to 400 °C. The current on/ off ratio falls only slightly due to increased off-current with increasing annealing temperature, while the threshold voltage also falls with increasing annealing temperature. From the TFT performance dependence on annealing temperature shown in Figure 15, and the XPS results shown in Figures 5 and S3 (Supporting Information), it can be seen that annealing near 400 °C is required for essentially complete conversion of the metal oxide/hydroxide precursor into a metal oxide lattice and for oxygen vacancy generation.^{13a}

3.3.7. Patterned ZnIn₄Sn₄O₁₅ TFT Performance. In the case of the unpatterned ZITO devices, some mobility overestimation

^{(26) (}a) Torres-Delgado, G.; Zúñiga-Romero, C. I.; Jiménez-Sandoval, O.; Castanedo-Pérez, R.; Chao, B.; Jiménez-Sandoval, S. Adv. Funct. Mater. 2002, 12, 129. (b) Wang, A.; Babcock, J. R.; Edleman, N. L.; Metz, A. W.; Lane, M. A.; Asahi, R.; Dravid, V. P.; Kannewurf, C. R.; Freeman, A. J.; Marks, T. J. Proc. Natl. Acad. Sci. U.S.A. 2001, 98, 7113.



Figure 15. (A) Mobility and I_{on}/I_{off} , (B) threshold voltage (V_{th}) and subthreshold swing (S) dependence on annealing temperature for a-ZnIn₄Sn₄O₁₅ films on SiO₂/Si.

from peripheral currents is frequently unavoidable. Typically a ~10% mobility overestimation for W/L = 10 is observed in our studies^{12b} and in the literature.¹⁴ For a more accurate evaluation of field-effect mobility, we have also fabricated TFTs with patterned ZnIn₄Sn₄O₁₅ films (see Experimental Section for details) having 100 μ m (*L*) × 5000 μ m (*W*) contact geometries. The device performance obtained (Table 1) reveals electron mobilities of ~90 cm² V⁻¹ s⁻¹, which are comparable to those of the unpatterned devices. The on-off ratios are ~10⁴-10⁵, somewhat lower than those of the control devices, probably because of the enhanced leakage due to the extensive RIE processing. The *V*_{th} decreases to ~0.8 V, whereas *S* is unchanged at 0.22 V/dec.

4. Discussion

Figure 16 summarizes a-ZITO-based TFT performance metrics trends for the SiO₂ and SAND gate dielectrics as a function of ZITO film atomic composition. The proposed mechanism for electron transport in amorphous post-transition metal oxide semiconductors is based on percolation through highly dispersed spherical metal s-orbital states with additional 2p oxygen overlap.^{7a,8a,26} Note that in field-effect devices, the gate-induced charges in the channel enable large carrier densities $(>10^{19} \text{ cm}^{-3})$ which prefill trap sites. As a result, although in the off states these materials have lower carrier concentrations, larger field effect mobilities are possible, even larger than those obtained from Hall measurements.^{4,5,27} Large cations such as In^{3+} and Sn⁴⁺ mediate electron transport through highly dispersed spherical metal s-orbital which extensively overlap as a consequence of their significantly larger expanse versus sp³ O orbitals. For the present SiO₂-based ZITO devices, high fieldeffect electron mobilities are achieved by utilizing large s-orbital cation-rich compositions for significant orbital overlap, mixing In³⁺ and Sn⁴⁺ for structural relaxation, and further increasing structural relaxation via Zn²⁺ incorporation. In general, high temperature annealed In- or Sn-rich composition-based TFTs exhibit high off-currents and primarily negatively shifted $V_{\rm th}$ values due to the significant carrier concentrations and oxygen vacancies created by the high annealing temperatures, which are generally unavoidable in sol-gel precursor conversions.^{7,13} In marked contrast, incorporation of small metal cations such as Zn^{2+} or Ga^{3+} lowers the off-currents because of suppressed oxygen vacancy formation that reduces the free carrier generation. This occurs because of the stronger metal-oxygen bonding of the small metal cations.^{7a,6b,8a} The drawback, however, is that small metal cation incorporation generally depresses electron mobility, because the s-s orbital overlap is reduced for small cations.^{7a,8a,26a} To minimize the effects of the small metal cation introduction, we chose Zn^{2+} which has a larger ionic radius than Ga^{3+} (6-coordinate radius = 0.74 Å for Zn^{2+} vs 0.62 Å for Ga^{3+} ; 4-coordinate radius = 0.60 Å for Zn^{2+} vs 0.47 Å for Ga^{3+})²⁸ and therefore affords greater s-orbital overlap than does Ga^{3+} . This was the strategy here to investigate heavy metal mixing effects and stable dense phase formation in solution-processed ZITO films.

For crystalline ITO, a conventional transparent conducting oxide, the Sn⁴⁺ content is typically ~ 10 atom %, which maximizes the electrical conductivity by optimizing both the carrier concentration and mobility. It is known that when the Sn⁴⁺ content increases beyond this limit, the conductivity decreases due to the limited solubility of Sn⁴⁺ in In₂O₃, and formation of the poorly conducting In₄Sn₃O₁₂ phase.²⁰ In contrast, for TFT applications, high carrier mobility and low carrier concentrations are essential, and thus low carrier concentration phases are highly desirable. From the plotted data in Figures 9, 10, and 16, it can be seen that mixing In^{3+} and Sn⁴⁺ in a 1:1 atomic ratio as in a-ZnIn₄Sn₄O₁₅ films is effective at minimizing the off-current while retaining high mobility. From the field-effect mobility trends, it can be seen that the I_{off} current drop initially reflects a reduction in carrier concentration rather than a decline in mobility. The significant $10^4 - 10^5 x$ decrease in carrier concentration from a-ZnIn₇SnO_{13.5} to a-ZnIn₄Sn₄O₁₅ can be explained by assuming a local structural similarity of the amorphous phase to that of the corresponding crystalline phase and with similar Sn⁴⁺-O²⁻ chemical bonding strength. Several studies have identified local structural similarities between amorphous TCO materials and the corresponding crystalline materials.²⁹ Since structure of crystalline ZnIn₄Sn₄O₁₅ films closely corresponds to that of $In_4Sn_3O_{12}$, structure(s) similar to that of the dense In₄Sn₃O₁₂ phase are also expected in amorphous ZnIn₄Sn₄O₁₅ films. Densely packed In₄Sn₃O₁₂ is an electrically neutral material and no doubt responsible for the significant drop in carrier density observed here.²⁰ The further 100-fold decrease in carrier density accompanying increased Sn^{4+} content from a-ZnIn_4Sn_4O_{15} to a-ZnInSn_7O_{16.5} can be rationalized by considering the stronger binding force between the highly charged Sn^{4+} and O^{2-} .

Interestingly, we observe the highest TFT mobilities when the In^{3+} and Sn^{4+} molar ratios are comparable within the a-ZnIn_{8-x}Sn_xO_{13+0.5x} phase. The mobility of a semiconductor is typically proportional to the mean free scattering time and inversely proportional to the effective carrier mass. In general, impurity element inclusion in conventional covalent semiconductors increases scattering and lowers the mobility.^{8a} However, both experimental and theoretical studies have argued that, for metal oxide semiconductors, compositional disorder does not significantly degrade electronic delocalization in the conduction band nor the resulting Hall mobility.^{8a,30} The present mobility optimization by balancing the $In^{3+}:Sn^{4+}$ ratio can be understood in terms of structural relaxation and densification effects. In Figure 13A, we observe minimum subthreshhold swing (*S*)

^{(27) (}a) Nomura, K.; Kamiya, T.; Ohta, H.; Ueda, K.; Hirano, M.; Hosono, H. Appl. Phys. Lett. 2004, 85, 1993. (b) Takagia, A.; Nomura, K.; Ohta, H.; Yanagia, H.; Kamiya, T.; Hirano, M.; Hosonoa, H. Thin Solid Films 2005, 486, 38.

 ^{(28) (}a) Shannon, R. D. Acta Crystallogr. 1976, A32, 751. (b) Shannon,
 R. D.; Prewitt, C. T. Acta Crystallogr. 1969, B25, 925.

^{(29) (}a) Utsuno, F.; Inoue, H.; Shimane, Y.; Shibuya, T.; Yano, K.; Inoue, K.; Hirosawa, I.; Sato, M.; Honma, T. *Thin Solid Films* **2008**, *516*, 5818. (b) Nomura, K.; Kamiya, T.; Ohta, H.; Uruga, T.; Hirano, M.; Hosono, H. *Phys. Rev. B* **2007**, *75*, 035212. (c) Moriga, T.; Fukushima, A.; Tominari, Y.; Hosokawa, S.; Nakabayashi, I.; Tominaga, K. J. Synchrotron Rad. **2001**, *8*, 785.

^{(30) (}a) Zhang, S. B.; Wei, S. H.; Zunger, A. *Phys. Rev. B* 2001, 63, 075205.
(b) Robertson, J. *Phys. Rev. B* 1984, 30, 3520.



Figure 16. (A) Mobility, I_{on}/I_{off} , threshold voltage (V_{th}), and subthreshold swing (S) plotted as a function of $[In^{3+}]/[Zn^{2+}+In^{3+}+Sn^{4+}]$ ratio for a-ZnIn_{8-x}Sn_xO_{13+0.5x} films on SiO₂/Si. (B) Mobility, I_{on}/I_{off} , threshold voltage (V_{th}), and subthreshold swing (S) as a function of $[Zn^{2+}]/[Zn^{2+}+In^{3+}+Sn^{4+}]$ ratio for a-Zn_{9-2x}In_xSn_xO_{9+1.5x} films on SiO₂/Si. (C) Mobility, I_{on}/I_{off} , threshold voltage (V_{th}), and subthreshold swing (S) as a function of $[In^{3+}]/[Zn^{2+}+In^{3+}+Sn^{4+}]$ ratio for a-Zn_{9-2x}In_xSn_xO_{9+1.5x} films on SiO₂/Si. (D) Mobility, I_{on}/I_{off} , threshold voltage (V_{th}), and subthreshold swing (S) as a function of $[Zn^{2+}]/[Zn^{2+}+In^{3+}+Sn^{4+}]$ ratio for a-Zn_{13+0.5x} films on SAND/Si. (D) Mobility, I_{on}/I_{off} , threshold voltage (V_{th}), and subthreshold swing (S) as a function of $[Zn^{2+}]/[Zn^{2+}+In^{3+}+Sn^{4+}]$ ratio for a-Zn_{9-2x}In_xSn_xO_{9+1.5x} films on SAND/Si.

values and a mobility maximum at the ZnIn₄Sn₄O₁₅ composition within the a-ZnIn_{8-x}Sn_xO_{13+0.5x} (x = 1-7) series. In ionic amorphous oxide transparent semiconductors, structural relaxation can generally be achieved by incorporating small cornersharing tetrahedrally coordinating metal cations.^{7a,c} Since small corner-sharing tetrahedra more flexibly engage in bonding with other octahedra and/or tetrahedra to relax structural distortion in amorphous matrices, due to their relatively isotropic nature, small cations stabilize the structure, decrease defect densities in the channel layer, and reduce subthreshhold swing values.7a,c,31 The similar phenomenon observed here for In³⁺ and Sn⁴⁺ mixing suggests that mixing heavy metal ion octahedra is an effective way to reduce structural defects arising from distortion and to introduce structural stabilization. We suggest that the more relaxed size constraints and/or connection constraints provided by two different octahedra, not possible with In³⁺ or Sn⁴⁺ alone, can more easily accommodate structural fitting requirements. That is, diverse modalities for connecting heavy metal octahedra stabilize the structures of amorphous matrices with minimal bond angle distortions.

The dense $In_4Sn_3O_{12}$ structure has shorter average indium oxygen distances than in bixbyite In_2O_3 .²⁰ In amorphous matrices, the shorter metal—oxygen distances will result in shorter average metal—metal distances. Indeed, theoretical studies indicate smaller effective masses for dense rhombohedral In_2O_3 than for less dense bixbyite In_2O_3 .³² Smaller effective masses in dense phases can be readily understood in terms of increased overlap between conduction band metal s-orbitals due to the contracted average metal—metal distances. In the a-ZnIn_4Sn_4O_{15} phase, increased s-orbital overlap between the heavy metal ions is expected from the dense packing, along with decreased electron effective mass and attendant increase in the electron mobility. However, further increases in the Sn⁴⁺ content, which should be accompanied by shorter metal—oxygen distances, apparently induce decreased s-orbital overlap instead, presumably due to the smaller Sn⁴⁺ ionic radius. In addition to the aforementioned heavy metal mixing effects, there is a substantial off-current decline on proceeding from conducting a-In₄Sn₄O₁₄ ($I_{off} > 10^{-3}$ A with 100 V bias for 100 μ m length and 1000 μ m length channels) to a-ZnIn₄Sn₄O₁₅, which likely reflects the strong oxygen binding of Zn²⁺. As is evident in Figure 16B, further increases in the Zn²⁺ content depress the mobility and subthreshhold swings of the resulting TFT devices.

As explained above, a compositionally balanced, mixed heavy metal oxide system with minimal Zn2+ incorporation provides significant intrinsic electron mobility, however the fabricated devices still exhibit only moderate field effect mobilities of ~ 10 cm2 V-1 s-1 on Si/SiO2 dielectric layers, even after high temperature annealing. It is known that by choosing the proper gate dielectric, the field-effect mobility of many semiconductors is substantially increased due to, among other factors, reduced interface trap densities^{3c,4,33} Previously, our group demonstrated that thermally robust ultrathin, high-capacitance SAND affords significantly enhanced TFT performance when combined with a variety of semiconductors, including metal oxide films and nanowires.3f,12b,25 Furthermore, SAND enables low operating voltages due to the high capacitance. From the transfer and output plots in Figures 7C,D and 10, optimized a-ZnIn₄Sn₄O₁₅ films on SAND exhibit impressive electron mobilities of ${\sim}100$ $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for unpatterned devices (*W*/*L* = 10) and ~90 cm² $V^{-1} s^{-1}$ for patterned devices (*W*/*L* = 50). The maximum values we obtain are 113 cm² V⁻¹ s⁻¹ for the unpatterned devices and 104 cm² V⁻¹ s⁻¹ for patterned devices. The corresponding I_{on} $I_{\rm off}$ ratios are $\gtrsim 10^5$ for the unpatterned devices and $\gtrsim 10^4$ for patterned devices. The decrease of I_{on}/I_{off} ratio of the patterned devices is reasonably attributed to increases in offcurrent due to RIE effects in the patterning process. Note that these TFT metrics are comparable to those of many singlecrystalline or large-grain polycrystalline Si devices.³⁴ Moreover, a-ZnIn₄Sn₄O₁₅ based devices on SAND gate dielectrics exhibit almost hysteresis-free response and minimal trapped charge,

⁽³¹⁾ Narushima, S.; Mizoguchi, H.; Shimizu, K.; Ueda, K.; Ohta, H.; Hirano, M.; Kamiya, T.; Hosono, H. *Adv. Mater.* 2003, *15*, 1409.
(32) Karazhanov, S. Z.; Ravindran, P.; Vajeeston, P.; Ulyashin, A.; Finstad,

⁽³²⁾ Karazhanov, S. Z., Kavindian, F., Vajeeston, F., Olyashin, A., Pinstat, T. G.; Fjellvåg, H. *Phys. Rev. B* **2007**, *76*, 075129.

 ^{(33) (}a) Seon, J.-B.; Lee, S.; Kim, J. M.; Jeong, H.-D. *Chem. Mater.* 2009, 21, 604. (b) Cui, Y.; Zhong, Z.; Wang, D.; Wang, W. U.; Lieber, C. M. *Nano Lett.* 2003, 3, 149.

^{(34) (}a) Khang, D.-Y.; Jiang, H.; Huang, Y.; Rogers, J. A. Science 2006, 311, 208. (b) Shimoda, T.; Matsuki, Y.; Furusawa, M.; Aoki, T.; Yudasaka, I.; Tanaka, H.; Iwasawa, H.; Wang, D.; Miyasaka, M.; Takeuchi, Y. Nature 2006, 440, 783.

unlike the analogous SiO₂-based devices. Also from the data in Table 2, note that the calculated values of D_{it} from the *S* data indicate that there is a significant decrease in trap density on changing to the self-assembled gate dielectric. The large mobility enhancement of ~10x going from SiO₂ to SAND can be attributed principally to interface improvements.^{3f,33} Indeed, low-frequency noise measurements show that SAND gate dielectrics can provide a significant trap site reduction versus SiO₂.³⁵ This may reflect the softer SAND interface. We speculate that in the present case, SAND may better accommodate the formation of the semiconductor metal oxide lattice upon thermally induced precursor decomposition. We also speculate that the softer SAND surface may relax mechanical stress at the dielectric–semiconductor interface upon oxide lattice formation, thereby providing a more regular semiconductor–dielectric interface.

Conclusions

Solution-processed amorphous metal oxide thin films having high In and Sn contents provide greater TFT electron mobilities than previously reported oxide thin films having low In and Sn contents, by introducing structural relaxation and trap density reduction mechanisms along with minimal small cation stabilizer incorporation. On a 300 nm SiO₂ dielectric, Zn-rich Zn₇InSnO_{10.5} ($\mu_e^{sat} \approx 0.06 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$), Sn-rich ZnInSn₇O_{16.5} ($\mu_e^{sat} \approx 1.4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$) and In-rich ZnIn₆Sn₂O₁₄ ($\mu_e^{sat} \approx 4.4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$) based TFTs exhibit modest mobilities compared to ZnIn₄-Sn₄O₁₅-based devices ($\mu_e^{\text{sat}} \approx 11.4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$). Furthermore, the current on/off ratio is significantly degraded in In-rich ZnIn₆Sn₂O₁₄ ($I_{\text{on}}/I_{\text{off}} \approx 10^2$) due to the high off-current. With properly balanced multicomponent heavy metal-rich oxide systems, enhanced field-effect mobilities and current on/off ratios, up to 11.4 cm² V⁻¹ s⁻¹ and 10⁴-10⁵, respectively, are observed on 300 nm SiO₂ gate dielectrics. Moreover, with optimized dielectric–semiconductor interfaces, the solution-processed metal oxide device performance is enhanced to levels comparable to vacuum-deposited polysilicon or optimized metal oxide films. Furthermore, the present TFTs operate at very low voltages (<3 V). These results are encouraging for developing large area, high-speed, low-power applications.

Acknowledgment. The research was supported by the MRSEC program of NSF (DMR-0520513) at the Northwestern University Materials Research Center and by AFOSR (FA9550-08-1-0331). Microscopy; XPS studies were performed in the EPIC, NIFTI, KECK-II facilities of NUANCE Center at Northwestern University. NUANCE Center is supported by NSF-NSEC, NSF-MRSEC, Keck Foundation, the State of Illinois, and Northwestern University.

Supporting Information Available: AFM images, transfer plot and output plot, UV-vis spectra, Table S1 and Figures S1-S5, and complete ref 1c. This material is available free of charge via the Internet at http://pubs.acs.org.

JA100615R

^{(35) (}a) Ju, S.; Kim, S.; Mohammadi, S.; Janes, D. B.; Ha, Y.-G.; Facchetti, A.; Marks, T. J. *Appl. Phys. Lett.* **2008**, *92*, 022104. (b) Ju, S.; Chen, P.; Zhou, C.; Ha, Y.-G.; Facchetti, A.; Marks, T. J.; Kim, S. K.; Mohammadi, S.; Janes, D. B. *Appl. Phys. Lett.* **2008**, *92*, 022104.